230652 - ESDC - Electronic System Design for Communications

Coordinating unit: 230 - ETSETB - Barcelona School of Telecommunications Engineering
Teaching unit: 710 - EEL - Department of Electronic Engineering
Academic year: 2019
Degree: MASTER'S DEGREE IN TELECOMMUNICATIONS ENGINEERING (Syllabus 2013). (Teaching unit Compulsory)
MASTER'S DEGREE IN ADVANCED TELECOMMUNICATION TECHNOLOGIES (Syllabus 2019). (Teaching unit Optional)
ECTS credits: 5
Teaching languages: English

Teaching staff
Coordinator: Rubio Sola, Jose Antonio
Moll Echeto, Francesc De Borja
Others: Rubio Sola, Jose Antonio
Moll Echeto, Francesc De Borja

Opening hours
Timetable: see consultation schedule for each professor in the web of the faculty
Prior skills

Previous knowledge needed to follow all the explanations:

CONCEPTS OF PHYSICS:
- Plate parallel capacitance. Voltage-Charge relation. Dielectrics.
- PN junctions: forward and reverse biasing.

BASIC CIRCUIT ANALYSIS:
- Concept of resonance frequency in RLC circuits.

MOS TRANSISTOR
- Identification of terminals, sign of currents and voltages in NMOS and PMOS devices.
- Large Signal (DC), long channel equations (ID vs VGS, VDS) curves and regions. Transconductance and gate dimensions. Channel-Length modulation. Overdrive voltage
- Unified model for PMOS and NMOS.
- Threshold voltage effects: Body Effect. Threshold voltage as a function of bulksource voltage: linear simplification equation. Drain induced barrier lowering.
- Short channel equations: Mobility degradation and Velocity saturation.
- Parasitic capacitances: Gate capacitance and Diffusion Capacitance

DIGITAL CIRCUITS
- CMOS Logic gates. Extraction of the truth table and logic expression form a gate transistor schematic.
- Pass Transistor DC characteristics. N, P and CMOS transmission gates.
- Inverter: Static transfer function. Noise Margin definition.

DIGITAL DESIGN
- Combinational circuits. Canonical implementation of logic functions. De Morgan’s laws.
- State Machines: state diagram. Canonical structure of sequential systems.
- Digital waveform as a function of time interpretation.
- VHDL Hardware Description Language
- Basic understanding of C programming
- Basic microprocessor experience

DATA COMMUNICATIONS BASICS (*)
- Basics of data flow and digital communication channels
- Network connections
- Network topologies
- Network types (LAN, WLAN)
- Switched WAN
- Packet switching Networks
- Internet basics
- Communication protocols
- Protocols layering
- TCP/IP protocol
- Layers communication in networks with switching and routers
- Message encapsulation and decapsulation
- Addressing in TCP/IP protocol suite
230652 - ESDC - Electronic System Design for Communications

- Multiplexing and demultiplexing
- OSI model
- Time Division and Frequency Division Multiplexing

(*) For this part we suggest ?Data Communications and Networking? of B.A. Forouzan

**Degree competences to which the subject contributes**

**Specific:**
1. Ability to design and manufacture integrated circuits
2. Knowledge of hardware description languages for high-complex circuits.
3. Ability to use programmable logical devices, as well as to design analog and digital advanced electronics systems. Ability to design communication devices, such as routers, switches, hubs, transmitters and receivers in different bands.

**Transversal:**
4. EFFECTIVE USE OF INFORMATION RESOURCES: Managing the acquisition, structuring, analysis and display of data and information in the chosen area of specialisation and critically assessing the results obtained.
5. FOREIGN LANGUAGE: Achieving a level of spoken and written proficiency in a foreign language, preferably English, that meets the needs of the profession and the labour market.

**Teaching methodology**

- Lectures
- Application classes
- Laboratory activities
- Individual work
- Exercises
- Extended answer test (Final Exam)

**Learning objectives of the subject**

Learning objectives of the subject:

To understand the general principles and design methods of integrated electronic computing and communication systems.

Learning results of the subject:

- Ability to understand the design process of an integrated circuit.
- Ability to assess the possibilities and limitations of CMOS technology.
- Ability to design at circuit level the main subsystems of a digital electronic circuit based on given specifications, including communications applications.
- To acquire knowledge on signal integrity, power consumption and test of an electronic system.
## Study load

<table>
<thead>
<tr>
<th></th>
<th>Hours large group:</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total learning time:</strong></td>
<td>125h</td>
<td>26h</td>
<td>20.80%</td>
</tr>
<tr>
<td></td>
<td>0h</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td>Hours medium group:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hours small group:</td>
<td>13h</td>
<td>13h</td>
<td>10.40%</td>
</tr>
<tr>
<td>Guided activities:</td>
<td>0h</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td>Self study:</td>
<td>86h</td>
<td>86h</td>
<td>68.80%</td>
</tr>
</tbody>
</table>
# Content

<table>
<thead>
<tr>
<th>Section</th>
<th>Learning time</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>II. Delay in Digital Circuits</strong></td>
<td>6h</td>
<td><strong>Description:</strong> Delay estimation in Digital Circuits. Maximum working frequency. Data Throughput. Design strategies to increase circuit performances.</td>
</tr>
</tbody>
</table>
## V: New technology challenges.

**Description:**

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h

## VI: Electronic technology evolution and progress in integrated circuits for data communication.

**Description:**
Electronic technology evolution and progress in integrated circuits for data communication. Recall of TCP/IP protocol and layers as well as the required main electronic functions at data and network levels: switchers and routers.

**Learning time:** 2h
- Theory classes: 2h

## VI: INTRODUCTION TO ELECTRONICS FOR COMMUNICATIONS

**Description:**
Electronic technology evolution and progress in integrated circuits for data communication. Recall of TCP/IP protocol and layers as well as the required main electronic functions at data and network levels: switchers and routers.

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h

## VII: SEMICONDUCTOR MEMORIES

**Description:**
Semiconductor memories, advanced FIFO design (queues), queue modeling, system dimensioning. Focus on SRAM 6T cell memories, design, layout, circuits, system.

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h
### VIII: SWITCHERS AND ROUTERS

**Description:**
Packet switching. Switch fabric, transmission gate devices. Switch types and design, regular, multi-stage, Clos condition to avoid blocking. Other advanced switcher architectures: with time-slot interchange (TSI), time-space-time (TST), banyan-type, based on direct memory access (DMA).

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h

### IX: DATA COMMUNICATION PERIPHERALS AND ARCHITECTURES

**Description:**
CRC-circuit implementation. Data communication architectures and protocols: organization into data and control planes. Finite state machines design.

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h

### Chapter X: ADVANCED NETWORK PROCESSORS

**Description:**
Network processors (NP): motivation, state of the art (Intel, Broadcom, Cisco, Agere, IBM, Motorola, Clearwater, EZchip. Organization, performances.

**Learning time:** 4h
- Theory classes: 2h
- Self study: 2h
Planning of activities

<table>
<thead>
<tr>
<th>EXERCISES</th>
<th>Hours: 24h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description:</td>
<td>Laboratory classes: 12h</td>
</tr>
<tr>
<td></td>
<td>Self study: 12h</td>
</tr>
</tbody>
</table>

EXTENDED ANSWER TEST (FINAL EXAMINATION):

<table>
<thead>
<tr>
<th>Description:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Final examination.</td>
</tr>
</tbody>
</table>

LABORATORY

<table>
<thead>
<tr>
<th>Description:</th>
</tr>
</thead>
<tbody>
<tr>
<td>The laboratory part is based on the Xilinx Zynq device: an FPGA with embedded processor. You will use a commercial development board called Zedboard. The course consists in 4 Labs, the first three are guided and the last one consists on a design proposed by the professor.</td>
</tr>
</tbody>
</table>

Descriptions of the assignments due and their relation to the assessment:

Lab 1: Simple embedded design.
Introduction to the design with the Zedboard. Device configuration and simple application program. (2 weeks).

Lab 2: Custom IP design.
You will design a simple IP in the FPGA of the device to be used together with the embedded processor. (2 weeks).

Lab 3: Ethernet configuration.
You will learn how to configure and use the ethernet interface of the device, communicating with the PC. (2 weeks).

Lab 4: Small design.
Proposed by the professor, it usually involves the use of the communications interface available in the Zedboard. Collaboration between teams may be required. (6 weeks).

Qualification system

Final examination: 33%
Partial exams: 14%
Individual assessments: 20%
Laboratory: 33%
Bibliography

Basic:


Complementary: