230660 - PROEL - Programmable Electronics

Coordinating unit: 230 - ETSETB - Barcelona School of Telecommunications Engineering
Teaching unit: 710 - EEL - Department of Electronic Engineering
Academic year: 2018
Degree: MASTER'S DEGREE IN ELECTRONIC ENGINEERING (Syllabus 2013). (Teaching unit Optional)
MASTER'S DEGREE IN TELECOMMUNICATIONS ENGINEERING (Syllabus 2013). (Teaching unit Optional)
ECTS credits: 5
Teaching languages: English

Teaching staff
Coordinator: JOAN PONS
Others: JUAN ANTONIO CHÁVEZ, SANDRA BERMEJO

Degree competences to which the subject contributes

Transversal:
1. TEAMWORK: Being able to work in an interdisciplinary team, whether as a member or as a leader, with the aim of contributing to projects pragmatically and responsibly and making commitments in view of the resources that are available.
2. EFFECTIVE USE OF INFORMATION RESOURCES: Managing the acquisition, structuring, analysis and display of data and information in the chosen area of specialisation and critically assessing the results obtained.
3. FOREIGN LANGUAGE: Achieving a level of spoken and written proficiency in a foreign language, preferably English, that meets the needs of the profession and the labour market.

Teaching methodology
- Lectures
- Laboratory classes
- Group work (distance)
- Short answer test (Control)
- Extended answer test (Final Exam)

Learning objectives of the subject

Learning objectives of the subject:

The aim of this course is the presentation and use of advanced digital design tools and methodologies, with especial emphasis on hardware description languages, programmable logic devices and advanced design techniques for mid-complexity digital subsystems.

Learning results of the subject:

- Ability to design, implement and evaluate mid-complexity digital circuits, using programmable logic devices such as FPGAs and CPLDs.
- Ability to describe and evaluate logic circuits of medium complexity using the VHDL description language and associated tools.
- Knowledge of the features and characteristics of commercial programmable logic devices, such as CPLDs and FPGAs. Ability to understand the information provided by the manufacturers.
- Identification and modelling of mid-complex digital systems. Analysis and qualitative approaches, setting methods to
validate the results.

<table>
<thead>
<tr>
<th>Study load</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total learning time:</strong></td>
<td>125h</td>
<td></td>
</tr>
<tr>
<td>Hours large group:</td>
<td>13h</td>
<td>10.40%</td>
</tr>
<tr>
<td>Hours medium group:</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td>Hours small group:</td>
<td>26h</td>
<td>20.80%</td>
</tr>
<tr>
<td>Guided activities:</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td>Self study:</td>
<td>86h</td>
<td>68.80%</td>
</tr>
</tbody>
</table>
## 1. Introduction to modern digital design

**Learning time:** 39h  
Theory classes: 3h  
Laboratory classes: 10h  
Self study: 26h

**Description:**  
- Digital electronic systems, structural & behavioural description, digital ICs and technology alternatives, CAD/CAE tools, design flow.  
- Programmable logic devices: technologies, performance, mid-complexity (CPLDs, FPGAs) and modern architectures (SoPC).  
- VHDL description language: basic components, libraries, concurrent and sequential structures, application examples.

## 2. Algorithmic state machines

**Learning time:** 43h  
Theory classes: 5h  
Laboratory classes: 8h  
Self study: 30h

**Description:**  
- Specification & design of finite state machines (FSMs). FSM concurrency.  
- Algorithms and specification of algorithmic state machines (ASMs). Register transfer level description.  
- ASM data subsystem: components and design.  
- ASM specific control subsystem design and micro programmed control.

## 3. Advanced design techniques and topics

**Learning time:** 43h  
Theory classes: 5h  
Laboratory classes: 8h  
Self study: 30h

**Description:**  
- Power consumption & power estimation.  
- Metastability.  
- The synchronous / asynchronous interface.  
- Time performance estimation.  
- Clock and reset signal managing.
### Planning of activities

#### LABORATORY

**Description:**
- Module 1: Introduction to the design software & hardware tools (8h).
- Module 2: VHDL hierarchical design (9h).
- Module 3: ASM design (9h).

#### ORAL PRESENTATION

**Description:**
Presentation of a work group.

#### SHORT ANSWER TESTS (CONTROL)

**Description:**
Two controls to be done during the course.

#### EXTENDED ANSWER TEST (FINAL EXAMINATION)

**Description:**
Final examination.

### Qualification system

Final Score: 60% from Theory grade + 40% from Laboratory grade  
The Theory grade is the maximum between …
- 100% from Final examination,  
- 50% from Final examination + 50% from partial examinations, controls and other activities done during the course.

### Bibliography

**Basic:**

**Complementary:**